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ABSTRACT 
A new ESD testing system, the exponential-edge transmission line pulse system (EETLP), 
is presented. EETLP generates 100 ns square pulses with a variable, exponentially decaying 
falling edge. When applied to an ESD protection device, the pulse shape allows for capture of 
both the transient and quasi-steady-state responses, in the context of a single measurement. 
EETLP provides unprecedented insight into the turn-off dynamics of snapback-type devices. 
Device measurement data are presented to demonstrate the capabilities of EETLP. 
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CHAPTER 1: 
INTRODUCTION 
Semiconductor devices may be subjected to electrostatic discharge (ESD) many different 
times during their fabrication, packaging, handling, installation, and use [1]. ESD is a brief stress 
on the device that can last hundreds of nanoseconds with current amplitudes reaching tens of 
amps. So much current being shunted through the semiconductor device causes heating that can 
lead to thermal failure. This current may also create potential differences on the device that can 
damage gate dielectrics of metal-oxide-semiconductor (MOS) structures. Because of this, devices 
must be designed to withstand ESD.  To develop robust designs, prototypes must be tested in a 
controlled manner that emulates the magnitude, duration and transient characteristics of the ESD 
stress.  
Typically a dedicated ESD device is added to an IO pin of a semiconductor device. This 
ESD device needs to be designed to turn on at voltages greater than the normal operating voltage, 
but less than the breakdown voltage of the IO circuitry. Further, the device must be sized large 
enough to handle the current levels that result at the targeted ESD level. ESD protection devices 
can be placed into two categories, those which do not snap back and those that do. A diode is an 
example of a commonly used ESD protection device that does not snap back. Silicon-controlled 
rectifiers (SCR) and grounded-gate NMOS (GGNMOS) devices are two examples of ESD 
devices that do snap back. Snapback is a transient property of certain devices where the device 
abruptly jumps from a high impedance state to a much lower impedance. Snapback allows a 
designer to use a device with a high turn-on voltage (to avoid triggering during normal operation), 
that can still clamp the voltage within a safe level while sinking a lot of current. Three key 
parameters describe the response of a snapback-type ESD protection device to a particular stress 
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and its effectiveness in protecting against that stress. The first is the trigger voltage Vt1, the 
maximum voltage drop across the device before snapback occurs. Vt1 must not exceed the damage 
threshold of the circuit being protected [2], [3], [4]. The second is the holding point. This is the 
current level required to sustain snapback. Once the current falls below the holding point, the 
impedance increases abruptly resulting in a “snap-up”. The current and voltage values at the 
holding point are referred to as the holding current, Ihold, and holding voltage, Vhold. Generally, 
Vhold must be larger than VDD to prevent the device from latching on under powered-up 
conditions. Finally, as the ESD current decreases from its peak, the device may re-enter its high 
impedance state, causing the voltage across its terminals to increase to a value Vsnap-up. With the 
protection device in a high-impedance state, residual static charge will slowly dissipate, possibly 
causing the protection device to sustain a voltage near Vt1 for a substantial period of time. This 
may be unacceptable; e.g., large sustained voltages at the erase pin of an EEPROM could 
reprogram the memory [5]. 
A very useful technique used for analyzing semiconductor devices is the IV plot. This plot 
shows what current travels through the device for a given voltage drop across the device. IV plots 
are constructed by applying incrementally increasing voltages to the device and measuring the 
current draw at each voltage. Conversely, IV plots can be created by forcing incrementally 
increasing current levels through the device and measuring the voltage at each level. IV plots can 
be obtained using DC parameter analyzers; however, such tests apply a slowly increasing current 
or voltage, not the brief discharge of ESD. Using this analysis method at ESD current levels 
would suggest that the device would fail at a relatively low ESD level. This is because the DC 
levels are applied for long durations (typically several milliseconds) compared to ESD discharge 
durations. This results in the transfer of far more energy into the device than a short duration 
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discharge at the same level. Designing ESD protection to handle a DC stress at ESD-like current 
levels would likely be impossible or at least lead to “over-designed” protection circuits which 
consume too much silicon area. To reduce the delivered energy while still maintaining the 
amplitude of the stress, pulsed delivery methods must be used.  
One way to deliver pulses to the device is to simply use an off-the-shelf pulse generator. 
Most pulse generators are intended to provide logic signals to digital circuits. Compared to ESD 
voltages/currents, a pulse generator’s maximum voltage/current output is generally quite small 
(tens of volts and hundreds of milliamps). Thus pulse generators often cannot replicate ESD-like 
characteristics. More sophisticated pulsing methods have been developed to accurately replicate 
ESD discharge waveforms observed under various conditions. For example, a person with some 
stored charge attempts to fix a system resulting in a discharge to a device. To replicate this, the 
human body model (HBM) standard was developed [6], [7]. In another example, the device itself 
becomes triboelectrically charged. Upon touching a grounded object, this stored charge is 
discharged abruptly. The charged device model (CDM) standard was developed to replicate this 
type of discharge [8], [9]. Both of these types of pulsed stress are designed to be used for 
determining the failure level of the device. This is done simply by charging a capacitor to some 
“pre-charge” voltage and discharging that voltage through pulse-shaping circuitry and into the 
device-under-test (DUT). The pre-charge voltage on the capacitor is incrementally increased and 
the capacitor is subsequently discharged until the DUT has failed. CDM and HBM type 
discharges have complex waveforms that resemble capacitor discharges and are continuously 
varying in time. Example CDM and HBM waveforms are shown in Figure 1. Transient current 
and voltage waveforms can be measured during CDM and HBM discharges. The slowly decaying 
falling edge of the HBM waveform will allow for observation of snap-up [5], [10], [11]. 
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However, due the continuous variation of current and voltage with HBM and CDM discharges, a 
quasi-static IV cannot be produced.  
 
Figure 1: Example HBM and CDM waveforms. Both waveforms continuously vary with time. Note the t imescale of 
the HBM discharge (600 ns) compared to that of the CDM discharge (10 ns). 
Transmission- line pulsing (TLP) was developed specifically to enable the analysis of 
semiconductor devices to aid in the development of ESD protection [2]. TLP testers generate a 
square pulse by pre-charging a length of transmission line and subsequently discharging it into the 
DUT. The pulse-width, amplitude and rise time can be varied and thus the energy and frequency 
content delivered to the DUT can be precisely controlled. TLP pulses of 100 ns width with a 10 ns 
rise time are typically used to aid in studying HBM failures. TLP pulses less than 10 ns wide with 
rise times of 1ns or less are commonly referred to as very fast TLP (VFTLP) and are used to aid 
CDM studies [12]. Further, the flat portions of the current and voltage waveforms can be used to 
measure a quasi-static operating point. Quasi-static operating points represent a device’s voltage, 
independent of transient characteristics. These transient characteristics may be greatly affected by 
parasitic elements of the test setup. Also, by allowing the device to fully turn on, a true 
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representation of its IV characteristics can be obtained. Chapter 2 discusses the design, 
construction and use of TLP testers.  
One drawback of the TLP system is that the transmission line has a fixed impedance 
which is usually 50 Ω. This means that all IV data points will fall on fixed load lines. This is not a 
problem for devices whose current increases monotonically with respect to voltage, but it limits 
the data obtained for devices that exhibit snapback. Figure 2 shows a simplified circuit 
representation of a transmission line connected to a DUT. Figure 3 illustrates IV curves for a 
device without and with snapback that may be obtained using the setup in Figure 2.  Ultimately 
the complete IV cannot be obtained. As the holding point is a very important design parameter, it 
is important to determine it accurately when designing snapback devices for ESD protection. 
Typical quasi-static IV curves obtained with TLP systems cannot do this. Furthermore, the abrupt 
pulse falling edge produced by a conventional TLP system prevents the measurement of Vsnap-up 
[13], [14]. 
 
Figure 2: Simplified circuit representation of TLP tester connected to a DUT. Z0 represents the source impedance of 
the TLP tester.   
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Figure 3: Illustrated IV curves obtained using the system shown in Figure 2. The device on the left does not snap 
back. The device on the right does snap back. The load lines are imposed by the source impedance (Z0) of the TLP 
tester. The black X’s mark the IV points obtained by the TLP system. The black dashed lines are straight line 
segments that connect the TLP IV points. Much of the IV behavior is lost for snapback devices using this TLP 
system. 
The limitations of the 50 Ω TLP system motivated the development of modified TLP 
systems, such as multi-level TLP and multi- impedance TLP [13], [14], [15]. While using these 
methods, or using smaller pre-charge voltage increments, can improve the resolution of the curve, 
the true holding point still cannot be determined.  
This work introduces a test system designed specifically to capture the true snapback IV 
curve while preserving the benefits obtained from the use of a TLP system. This system, referred 
to as exponential-edge transmission-line pulsing (EETLP) uses features of standard TLP and the 
more complex capacitor-discharge type pulses (CDM, HBM) [16]. This allows the device to be 
turned on quickly and fully, using the TLP-like square pulse, but also to be slowly turned off 
using a slow RC decay. This slow exponential decay drops the current through the device through 
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the exact holding point. It will be shown that this test system can provide a very accurate 
determination of the holding point. 
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CHAPTER 2: 
TRANSMISSION LINE PULSING TECHNIQUES 
Transmission line pulsing follows the basic principle of other pulsed techniques in that a 
storage element is slowly charged to some voltage and then abruptly discharged into the DUT.  
Commonly among ESD testers the storage element is a capacitor. With TLP, however, this 
storage element is a length of transmission line, typically a coax cable, with a fixed characteristic 
impedance, typically 50 Ω [2]. This sets TLP apart from the others as the pulse shape is a simple 
square pulse, not a complex capacitor decay. Further, since the pulse has a long flat portion where 
the tester current and voltage are not changing, the transient behavior of a device can be separated 
from the quasi-steady operation point.  
 
2.1 TLP Tester Design 
A TLP tester comprises the following parts: A high-voltage charging source, a charge 
cable, a trigger/discharge-relay, some pulse-shaping elements, and sensing equipment. Figure 4 
depicts a basic TLP setup. TLP measurement techniques vary and will be presented in section 2.4. 
It can be assumed that all TLP system elements have shields that form a continuous ground from 
the source to the DUT. VFTLP is very similar to TLP, as are their designs. The difference 
between the two is that VFTLP has a short pulse-width (less than 10 ns, typically) and a much 
faster rise-time (less than 1 ns, typically). The higher frequency content of VFTLP requires much 
greater care be taken to maintain a 50 Ω environment within the test setup. Throughout this 
section the discussion of TLP applies directly to VFTLP.  
The charge cable used for TLP is typically a 50 Ω coaxial cable. The length of this charge 
cable determines the pulse-width of the TLP discharge. The pulse-width is equal to the round-trip 
9 
 
propagation delay of the charge cable. This is because, at the time of discharge, a traveling wave 
with amplitude equal to half the pre-charge voltage will travel toward the load through the switch. 
Additionally, a traveling wave with the same amplitude will travel toward the open end of the 
cable. Upon reaching the open end, the pulse is reflected back toward the load. Thus the falling 
edge of the discharge will have travelled down the full length of the cable and back. Equation 1 
demonstrates how to determine the length of cable needed for a desired pulse-width (pw). The 
factor of 2 represents the round-trip propagation delay. The factor of 2/3 approximately reduces 
the speed of light in a vacuum, c, to the speed of light in the coaxial line.  
Coaxial Charge Cable
HV supply
10MΩ
Low-pass rise-time filter
DUT
 
Figure 4: Basic TLP setup. The HV supply charges a coaxial cable through a large isolation resistor. When the 
discharge switch is closed, a square pulse, shaped by a low-pass rise-time filter, travels to the device under test 
(DUT).  
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                (1) 
The voltage amplitude of the discharge is set using the HV supply. Note, the large 
resistance (≈10 MΩ) placed in series with the HV supply is used to isolate the supply during 
testing. Because the pulse shaping and delivery equipment are matched to the 50 Ω cable, the 
discharge wave will have an amplitude, VMatched, equal to half of the pre-charge voltage, Vpre, as 
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shown in Equation 2. However, the transmission line is a constant current source, thus VMatched is 
not the voltage seen by the DUT, unless the DUT is 50 Ω. The supply (and isolation resistance) 
could be placed at the open end of the coaxial cable, but is typically not done so for practical 
reasons. Also, if the discharge relay has a normally-closed contact, this supply could be placed 
there. In this configuration, the normally-closed contacts would connect the HV supply to the 
charge-cable; upon triggering, the normally-open contacts would close, connecting the charged 
cable to the discharge path. 
  𝑉𝑀𝑎𝑡𝑐ℎ𝑒𝑑 =
𝑉𝑝𝑟𝑒
2
=  
𝐻𝑉 𝑠𝑢𝑝𝑝𝑙𝑦 𝑣𝑜𝑙𝑡𝑎𝑔𝑒
2
                           (2) 
Due to the turn-on time of ESD protection devices as well as parasitic inductances within 
the DUT, it is important to control the rise-time, tr.  If left unfiltered, for example, the stress level 
could become too high before the ESD protection turns on. To adjust the rise-time, a low-pass 
filter is used. Commercial filters are widely available for this application, but “homemade” filters 
can also be constructed. The rise-time filter must have the desired cut-off frequency as well as a 
50 Ω input impedance and should be symmetric. Standard tee or pi filters can be used, as shown 
in Figure 5. Equation 3 is commonly used to estimate the bandwidth required for a desired rise 
time. Using this value for the cutoff frequency, 𝑓𝑐, and the characteristic impedance, 𝑍0, the 
values for L and C can be determined from Equation 4 and Equation 5, respectively. However, 
when constructing these “homemade” filters, great care must be taken to ensure parasitic 
inductance (e.g. from wiring and soldering) is mitigated and accounted for.  
11 
 
C
L/2 L/2
C/2 C/2
L
 
Figure 5: Simple low-pass filter topologies. Both the tee network (left), and the pi network (right) are symmetric. 
    𝑓𝑐 =
1
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0.35
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    𝐿 =
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                                               (4) 
    𝐶 =
1
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                                              (5) 
The equipment chosen for the construction of the TLP system is not trivial. The coaxial 
cable should have low dielectric loss, especially when using a long cable (e.g. for microsecond 
pulse-widths). If the charge cable has too much loss, a droop can be observed during the “flat” 
portion of the TLP discharge waveform which will affect the quasi-static IV curve. Also, finding a 
suitable relay has proven to be a difficult task. The relay must have low high-frequency loss 
(several GHz), must switch quickly with no bounce, must have kilovolt stand-off voltage, and 
must be hot-switchable. Hot-switching is the act of closing relay contacts that have an established 
voltage drop across them. This is the case when the charge cable is pre-charged to some voltage 
and the relay contacts are closed to begin the discharge. RF relays exist which provide good 
bandwidth and little bounce, but these are generally not rated for thousands of volts, especially 
hot-switching thousands of volts. Some RF relays have been used as discharge relays with some 
success (e.g. 50S-1313+12-SMA from JFW Industries), but their performance may degrade 
prematurely due to the hot-switching of voltages outside of their specifications. Mercury-wetted 
relays tend to have low switch bounce and hot-switching capabilities, but are not rated for high-
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bandwidth. Further, due to environmental protection efforts, mercury has largely been restricted, 
making these relays difficult to find. The Aleph Z-series mercury-wetted relays (discontinued) 
provide the fastest and cleanest rise-times and are suitable for VFTLP applications. Further, these 
relays are rated for hot-switching up to 1000 V.  
 
2.2 TLP Reflection Control 
Figure 4 depicts a simplified TLP setup. In practice, however, such a setup would not be 
used as reflections from the DUT are free to bounce back and forth between both ends of the 
measurement setup. This is illustrated in Figure 6. When the pulse hits the DUT for the first time 
it stresses the DUT as intended. However, the low impedance of this forward-biased DUT causes 
a negative reflection. When the reflected pulse hits the open end of the charge cable it is reflected 
back toward the DUT. This time when the pulse hits the DUT, which is unintended, it is of the 
opposite polarity. This unintended stress could be easily overlooked leading to unexpected failure.  
Subsequent reflections will continue to stress the DUT, which could cause premature failure. In 
the case where the DUT conducts in both directions, the pulse will invert each time it hits the 
DUT. This still causes several stresses at the DUT where only one was intended.  
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Figure 6: TLP reflection problem. One end of the charge cable is left floating creating a reflection coefficient, Γ, of 
around 1. Since the DUT is a forward-biased ESD device its reflection coefficient is near -1. Reflections will bounce 
between the open end of the charge cable and the DUT, inverting each time it forward biases the DUT. This will 
continue until the energy is eventually dissipated in the lines and DUT.  
Two main methods are commonly used to handle these unwanted reflections: a polarized 
matched-load at the far end of the charge cable [2] or attenuation along the discharge path. Figure 
7 illustrates the use of the polarized matched-load. Charging the cable with a positive voltage will 
reverse bias the diode keeping it from conducting current. When the discharged pulse returns from 
DUT it is inverted. This now forward biases the diode, allowing current to flow. The 50 Ω resistor 
causes this energy to fully dissipate with no subsequent reflections. While this solution is elegant, 
it has a few drawbacks. First, the diode prohibits charging the cable to negative voltages without 
reversing the diode. While this may sound trivial, automated TLP setups cannot do this without 
the addition of extra relays and or terminations. Further, the diode must have a reverse-breakdown 
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voltage of several kV in order to withstand the wide range of pre-charge voltage that may be used. 
Also, the diode and resistor must be robust enough to handle the ESD current.  
 
Figure 7: TLP system with polarized termination on far end of the charge cable. The diode is reversed-biased during 
charging and acts as an open circuit. When a negative reflection hits the diode it forward biases the diode and allows 
the pulse to be dissipated in the matched 50 Ω resistor. No subsequent reflections occur. 
The second method for mitigating the unwanted reflection is to simply insert some 
attenuation along the discharge path. Figure 8 illustrates this method. With this setup the 
discharge waveform will be attenuated once when it travels through the added attenuator. 
However, as the pulse is reflected back from the DUT and again from the open end of the charge 
cable, it passes through the attenuator each way. This reduces the reflected pulse twice more 
before it returns to the DUT. All subsequent reflections are additionally attenuated twice more. 
This method has the obvious drawback of attenuating the first pulse. This can be compensated for 
by increasing the HV supply unless the supply’s (or other equipment’s) limit is reached. Further, 
the reflections still arrive at the DUT causing multiple stresses. This is typically not an issue 
because the pulse amplitude is diminished enough by the selection of an appropriate attenuator. 
For example, assume a 100 V pulse is incident on a typical attenuation value of 6 dB. With this 
attenuation factor, assuming a perfect reflection (Γ=1 or -1), the initial discharge voltage 
magnitude is reduce to half, or 50 V, while the second stress on the DUT will be reduced by 1/8th 
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or 12.5 V, and the third stress is reduced by 1/32nd to 3.125 V. This reduction is generally enough 
to ensure damage is not caused by reflections.  For the applications in this work the attenuation 
method is used as it is simpler and the HV supplies have enough headroom to provide sufficient 
stress despite the attenuation.  
 
Figure 8: TLP system with added attenuation for reflection control. The attenuator will attenuate the first pulse once, 
but the reflected pulse will travel through the attenuator twice more before reaching the DUT again.  
Just like the rise-time filter, attenuators can be purchased from commercial vendors or be 
constructed. A pi network of resistors can be used to construct a matching attenuation network as 
shown in Figure 9. R1 and R3 are shunt resistances and will be equal if the characteristic 
impedance at the input and output are the same. This is typically the case. If the system changes 
characteristic impedance, R3 will be different than R1 to provide a matched termination for both 
characteristic impedances. R2 is the series resistance. The termination impedance, Z0, is the 
characteristic impedance of the system (now assumed to be constant throughout the entire system) 
and not a part of the matched attenuator network. The attenuation of the network can be found by 
using Equation 6 (with R1 = R3). By letting Zin in Equation 7 equal the characteristic impedance, 
the matching property can be achieved. Equation 6 and Equation 7 must be used together to 
determine the resistance values needed for the desired attenuation and matching. If the network is 
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being used to match two characteristic impedances, matching the output can be done using 
Equation 7, but with R1 and R3 swapped and using the input characteristic impedance for Z0. 
Nodes N1 and N2 can be used for current measurement by measuring the voltage across R2 and 
dividing by the resistance. Note, for this measurement a high-impedance scope must be used 
limiting the measurement bandwidth.  
 
Figure 9: Matching attenuator schematic. R1 and R3 are the shunt resistances and should be equal if the system has a 
single characteristic impedance. R2 is the series resistance. Z0 is the characteristic impedance that will be seen at the 
output terminal, but is not a part of the matching attenuation network. N1 and N2 are nodes that can be used for 
current measurement. 
  𝐴𝑡𝑡𝑛. = 20 log
𝑉𝑂𝑈𝑇
𝑉𝐼𝑁
= 20 log
𝑅3||𝑍0
𝑅3||𝑍0+𝑅2
= 20 log
𝑅3𝑍0
𝑅3𝑍0+𝑅3𝑅2+𝑅3𝑍0
     (6) 
              𝑍𝐼𝑁 = 𝑅1||(𝑅2 + 𝑅3𝑍0 ) =
𝑅1𝑅2𝑅3+𝑅1𝑅2𝑍0+𝑅1𝑅3𝑍0
𝑅1𝑅3+𝑅1𝑍0+𝑅2𝑅3+𝑅2𝑍0+𝑅3𝑍0
         (7) 
A third method is to simply add a series resistance to the DUT that will result in an 
approximately matched load. Since most ESD devices have a small series impedance when on, 
adding a series resistance equal to the characteristic impedance will provide a decent match with 
negligible reflections. However, this only works for devices with small series resistance and is 
similar to adding attenuation. Further, any portion of the discharge that arrives at the DUT, before 
the DUT is in its low-impedance state, will reflect since the device will initially be in the off-state. 
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2.3 Quasi-Static IV Curves 
TLP systems are often used to construct quasi-static IV curves from transient 
measurements. Measurement techniques will be discussed in Section 2.4. Quasi-static IV curves 
are constructed by averaging the voltage and current over part of the respective waveforms after 
the fast transients of the waveforms have settled. This flat part of the TLP waveform is referred to 
as quasi-static. An example of this region is shown on a transient TLP DUT voltage waveform in 
Figure 10. The averaging window must be defined for the specific data that are measured. For 
example, in Figure 10 the averaging window may start at 70 ns and extend to 90 ns, but for a 
different pulse, transients may force the averaging window to start at a later time. Together the 
resulting voltage and current averages create one IV point. The process is repeated with 
successively higher pre-charge voltages. 
Fast Transients
Quasi-Static
 
Figure 10: Example of DUT voltage response to a TLP current pulse. The fast-transient portion includes the rising 
edge and the settling of the voltage. The quasi-static portion is the region where the voltage is relatively constant.  
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2.4 TLP Measurement Techniques 
While TLP can be used to determine failure levels, its true usefulness comes from quasi-
static-IV and transient measurements. Due to the frequency content of the TLP (and especially 
VFTLP), transmission line theory must be considered for TLP transient measurements. Two 
categories exist for making measurements: time-domain reflection (TDR), and time-domain 
transmission (TDT). Within these categories, some common measurement methodologies are: 
TDR-overlap, TDR-separate, and TDT using Kelvin probing, and the use of current probes for 
direct current measurement [2], [15], [17]. Each of these will be presented in this section. Other 
measurement techniques exist, but are beyond the scope of this work. The methods for obtaining 
transient waveform data will be shown in this section.  
2.4.1 Time-Domain Reflection-Overlap 
Time-domain reflection-overlap (TDR-o) is a measurement technique where the DUT 
voltage is approximately measured directly by sensing the voltage near the DUT. Because of the 
proximity to the device, the incident and reflected pulses overlap, but not perfectly. A voltage 
pick-off is placed as near to the DUT as possible. Often this is after a cable that comes from the 
force-side probe. Figure 11 shows a TDR-o setup (no current measurement is shown). Instead of a 
pick-off TEE, a high-impedance scope probe can be placed at N2 in Figure 9. The delay from the 
force-side probe cable is often on the order of several nanoseconds. Since the TLP pulse-width is 
often 100 ns, the delay introduced by the force-side probing cable is a small percentage of the 
pulse-width. Thus the delay does not introduce much error in the measurement. However, for 
VFTLP, the pulse width is often only several nanoseconds, thus the delay introduces a large 
amount of error. Similarly to the voltage pick-off TEE, a current probe may be inserted near the 
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DUT to directly measure the DUT current. Again, there will be a delay from the probing cable. 
Current probes will be discussed in detail in Section 2.4.4.  
  
Figure 11: TDR-o measurement setup. A voltage pick-off TEE is placed as near to the DUT as possible. Since the 
pick-off cannot be connected to the DUT itself, some delay will be introduced by the cable between the pick-off 
TEE and the force-side probe. 
In practice, TDR (overlap and separate, which is discussed in the next section) is avoided 
for use in DUT voltage measurements because the contact resistance created by probing the 
device is in series with the device, thus the DUT current will cause a voltage drop across this 
resistance as well as the DUT. This is illustrated in Figure 12. For DUTs with high on-resistance, 
this contact resistance (≈ 2 Ω) is negligible and will not affect the accuracy of the measurement. 
For most DUTs the on-resistance may be comparable to the contact resistance resulting in 
measurement error of over 50%, and thus the voltage will not represent the true DUT voltage.  
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Figure 12: Equivalent schematic of DUT being probed. Contact resistances, RCONT, form by probing the device pads. 
This resistance is in series with the DUT and voltage drops across these will be included in the TDR voltage 
measurement, VMeas. 
2.4.2 Time-Domain Reflection-Separate 
Time-domain reflection-separate (TDR-s, or often just TDR) is the method of calculating 
the DUT’s voltage and/or current using the measured incident and reflected waveforms shown in 
Figure 13. To measure the incident and reflected voltage waveforms, voltage pick-off 
measurements must be made within the system as shown in Figure 14. The pick-off must be 
placed after all pulse-shaping elements, e.g. attenuator and rise-time filter. Further, these 
measurements are made using the incident and reflected pulses, which must be completely 
separated. This means that the pulse-delivery cable must have a delay longer than the pulse-width 
of the TLP pulse. For this reason this method is impractical for standard TLP as the pulse delivery 
cable would need to be twice as long as the charge cable! Instead, this method should be reserved 
for VFTLP where the pulse-widths are generally less than 10 ns.  
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Figure 13: Incident and reflected waves measured by TLP system. 
 
Figure 14: TDR-s measurement setup example. 
According to transmission line theory, current measurements are made by subtracting the 
reflected current pulse from the incident current pulse. The DUT current can be calculated 
according to Equation 8. Similarly, the DUT voltage can be calculated according to Equation 9. 
Care must be taken if these waveforms are intended to be used for transient behavioral analysis. 
The incident and reflected pulses must be aligned very closely to avoid unrealistic overshoot. 
Figure 15 illustrates the effect improper alignment can have on transient waveforms. Just like 
TDR-o, TDR-s is often avoided for voltage measurements because of the contact resistance issue 
described in section 2.4.1. 
                                          𝐼𝐷𝑈𝑇 =
𝑉𝐼𝑁𝐶
𝑍0
−
𝑉𝑅𝐸𝐹
𝑍0
                                          (8) 
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                                         𝑉𝐷𝑈𝑇 = 𝑉𝐼𝑁𝐶 + 𝑉𝑅𝐸𝐹                                        (9) 
 
Figure 15: Example of effects of poor alignment. For proper DUT voltage calculation the waveforms must be 
aligned as well as possible. Poor alignment causes unrealistic overshoot of the voltage.  
2.4.3 TDT and Kelvin Probing 
Time-domain transmission (TDT) is a method of measuring voltage by sensing it directly 
at the DUT. One method of TDT uses a regular transmission line, with characteristic impedance 
that matches that of the system, to sense the DUT voltage. Figure 16 illustrates this TDT setup (no 
current measurement is shown). One issue with this setup is that the transmission line inserts Z0 in 
parallel with the DUT. Often Z0 is small enough that the current through the scope must be 
accounted for. This can be done through Ohm’s law, as shown in Equation 10, by dividing the 
measured voltage by the characteristic impedance and subtracting it from the measured current. 
Current can be measured in this setup using TDR-o with a current probe, or TDR-s. 
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                           𝐼𝐷𝑈𝑇 = 𝐼𝑚𝑒𝑎𝑠𝑢𝑟𝑒𝑑 −
𝑉𝐷𝑈𝑇
𝑍0
                             (10) 
 
Figure 16: TDT setup. Voltage is sensed with a normal transmission line that terminates at  the scope. 
 A variation on TDT uses Kelvin probing to sense the DUT voltage. Kelvin probing uses a 
series resistance incorporated into the probing needles as shown in Figure 17 [15]. The series 
resistance value is typically quite large to isolate the scope impedance (50 Ω) from the DUT. 
However, if the resistance is too large the bandwidth of the measurement will be reduced below 
the bandwidth of the signal. This arises from the Kelvin resistance slowing down the charging of 
the oscilloscope input capacitance. A common value for TLP is 2450 Ω. This value in series with 
a 50 Ω scope impedance results in a 50:1 voltage divider. For accurate VFTLP with fast rise-
times, a lower value may be more appropriate.  Further, a parasitic capacitance in parallel with the 
Kelvin resistance can allow high-frequency components of the DUT voltage waveform 
(especially those from the rising edge of a VFTLP pulse) to bypass the Kelvin resistance. This can 
cause the measured DUT voltage to have exaggerated transient characteristics. These effects can 
be corrected by inverse-filtering the measured DUT voltage waveform.  
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Figure 17: A model of Kelvin probes and oscilloscope showing the parasitic devices. The probe needle has some 
associated inductance. A parasitic capacitance is formed across the small body of the Kelvin resistance. The scope 
has an input capacitance in parallel with the termination resistance. 
True Kelvin probing uses a high-impedance sense-probe on each side terminal of the DUT 
as in Figure 18.A. True Kelvin isolates the low sense-side as well as the high sense-side. The 
DUT voltage is found simply by subtracting the low-side voltage (VLow) from the high-side 
voltage (VHigh) and scaling to account for the probe attenuation as shown in Equation 11. The 
shields of the Kelvin probes should be tied together near the DUT (represented as an inductor in 
Figure 18.A) to make the shield voltage (reference) equal for both the high and low sides. Without 
this jumper, the distance from the shield near the DUT to the shield at the scope can allow 
variation in the reference voltage introducing error. As mentioned earlier, the large resistance is 
used to isolate the scope from the measurement. However, it may be necessary to compensate for 
the current through the scope when small values of RKelvin are used. This can be done according to 
Equation 12. 
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Figure 18: True Kelvin probing and Kelvin probing on the high side only.  
                             𝑉𝐷𝑈𝑇 =
(𝑉𝐻𝑖𝑔ℎ−𝑉𝐿𝑜𝑤 )𝑅𝑆𝑐𝑜𝑝𝑒
𝑅𝐾𝑒𝑙𝑣𝑖𝑛+𝑅𝑆𝑐𝑜𝑝𝑒
                                  (11) 
                        𝐼𝐷𝑈𝑇 = 𝐼𝑚𝑒𝑎𝑠𝑢𝑟𝑒𝑑 −
𝑉𝐷𝑈𝑇
𝑍𝐾𝑒𝑙𝑣𝑖𝑛 +𝑍0
                              (12) 
Removing the Kelvin resistance from the low side results in the system shown in Figure 
18.B. Kelvin probing on the high-side only can allow current to return to ground through the low 
impedance shield of the Kelvin probe. If TDR-s is being used for the current measurement, this 
alternate current path will, theoretically, have no effect on the measurement. However, if the 
current is measured with a current probe, this can impact the measurement results. This method 
will be discussed in Section 2.4.4. High-side-only Kelvin-probing is preferable in practice since it 
reduces the number of probe manipulators required to perform the measurement. However, since 
the high and low side needles can no longer be moved independently, this method requires special 
probe needles with the correct pitch.  
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The main benefit Kelvin probing offers is to remove the effect of contact resistance 
(Figure 12) from the voltage measurement. Measuring voltage from the force side would yield the 
DUT voltage plus the voltage drop of the main current flowing through the contact resistance. By 
separating the sense from the force side, the measured voltage does not include the contact 
resistances IDUT*R drops. Figure 19 illustrates this concept. The main current flowing through the 
DUT flows through the contact resistances on the force side. However, only a small current, 
limited by the large RKelvin value, flows through the contact resistance on the sense side. The 
resulting error can be found according to Equation 13. Using the previous example values (RKelvin 
= 2450 Ω, Rscope=50 Ω, and Rcont = 2 Ω), the error would be 0.08%. TDT without Kelvin probing 
also helps with the contact resistance, but since the relatively low impedance of the scope allows 
more current to flow through the sense-side contact resistance, this may potentially have an effect 
on the measured voltage.  
  
Figure 19: Kelvin probing allows voltage measurements to be made at the DUT, while greatly reducing the  error 
associated with contact resistance.  The main DUT current, represented by the thick red arrow, does not flow 
through the contact resistance on the sense side. Instead, only a small current, represent by the thin red lines, flows 
through each Kelvin probe resulting in a negligible I*R drop.  
                               𝐸𝑟𝑟𝑜𝑟 =
𝑅𝐶𝑜𝑛𝑡
𝑅𝐾𝑒𝑙𝑣𝑖𝑛+𝑅𝑆𝑐𝑜𝑝𝑒+𝑅𝐶𝑜𝑛𝑡
 × 100%                          (13) 
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2.4.4 Direct Current Measurement Using a Current Probe 
An alternative to TDR for current measurement is the use of a current probe. A current 
probe, or current transformer, directly measures the current by sensing the magnetic field 
surrounding a current-carrying wire. The voltage output from the current probe can be scaled 
appropriately to yield the current waveform. The common current probes used for TLP systems 
are detailed in Table 1. Because of the bandwidth and rise-time restrictions, CT-1 and CT-2 are 
generally used for TLP. CT-6 is generally only used for VFTLP because the L/R time-constant is 
small. Since current probes can only measure time-varying currents, longer pulse-widths will 
begin to reduce the effectiveness of the current probe to track the actual current. The L/R time-
constant describes how well the current probe can maintain the current reading when the actual 
current is held constant. Note that these current probes are not matched to 50 Ω transmission lines, 
so care must be taken to limit the impact of their use in a 50 Ω system.  
Table 1: Commonly used current probes and their specifications. 
 Tektronix 
CT-1 
Tektronix 
CT-2 
Tektronix 
CT-6 
Application TLP TLP VFTLP 
Bandwidth 25 kHz to 1 GHz 1.2 kHz to 200 MHz 250 kHz to 2 GHz 
Rise-Time 350 ps 500 ps 200 ps 
Sensitivity 5 mV/mA 1 mV/mA 5 mV/mA 
Max Current 12 A 36 A 6 A 
L/R Time Constant > 6.35 μs > 160 μs 0.4 μs 
 
There are several places that the current probe can be placed in the system. For DC 
measurements, or measurements of slow transients, the current flowing through the DUT is the 
same as the current flowing through every point along the discharge path. In this case, the current 
probe may be placed anywhere along the discharge path after the rise-time filter. However, since 
TLP and VFTLP have fast transients, the current flow is not constant along the discharge path. 
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Instead, as described earlier for voltage, there is a forward traveling incident current pulse, and a 
subsequent backward traveling reflected current pulse. The current probe can be placed in the 
discharge path as near to the DUT as possible in a TDR-o type scenario, or purposely separated 
by some distance in a TDR-s type scenario. Similar to the voltage pick-off TEE, the former is 
applicable to TLP and the latter to VFTLP. However, when accurate transient waveforms are 
required, the current probe can be placed on the ground return of the DUT. Figure 20 illustrates 
this placement of the current probe. This brings the measurement point very close to the DUT to 
eliminate any delay between the incident and reflected current pulses. 
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Figure 20: Direct current measurement using a current probe. The current probe is placed on the ground return of the 
DUT. Note: voltage measurement probes are omitted in this figure.  
Placing a current probe near the DUT ground return introduces another challenge. The 
ground return of the DUT must be made longer to accommodate the physical size of the current 
probe. This added length has an associated inductance which can affect the measured IV 
characteristics. Thus, the ground return should be kept as physically short as possible. Figure 21 
shows an illustration of how the current probe is inserted into the test setup, in this work. The 
current probe is placed on the probing needle itself. This is possible because the probing needle is 
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made of rigid metal and can be manipulated to pass through the probe and supply some support 
for the probe. Further, the current probe is bound to the probing arm so that the micromanipulator 
can move without changing the current probe orientation, which would lead to additional 
unintended movement of the ground needle.  
 
Figure 21: Physical representation of the current probe placement. By placing the current probe on the ground 
probing needle it is located near the DUT. The ground probing needle must be longer than if no current probe was 
used. This additional length adds inductance to the discharge path. 
Since the ultimate goal is to obtain both current and voltage information, some means of 
voltage measurement must be added to the setup of Figure 20. For TDT additional probes must be 
added for voltage sensing. These probes add additional ground elements that must be properly 
incorporated into the system. For high-side-only Kelvin probing, the ground needle of the sense 
probe is connected to the coaxial shield. This shield ultimately terminates at the oscilloscope 
ground through a low impedance path. Since the oscilloscope ground is the same ground as that of 
all of the TLP equipment, there is an alternate return path for the main DUT current. The current 
traveling through this alternate path will bypass the current probe and not be measured, as shown 
in Figure 22.  
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Figure 22: Measurement setup with current probe and high-side-only Kelvin probing. The sense-side ground 
introduces a ground return path that the DUT current may follow. Current along this path will bypass the current 
probe and not be measured.  
In order to ensure that the DUT current is accurately measured, true Kelvin probing must 
be used. True Kelvin probing incorporates a large series resistance in both the high and low sense 
sides. The high impedance on the low-sense probe limits the current that travels to the scope and 
forces the DUT current to return through the force ground as shown in Figure 23. Figure 24 shows 
the normalized current through a resistor when both methods of voltage measurement are used. 
The current measurement is smaller when high-side-only Kelvin probing is used since some 
current will bypass the current probe. True Kelvin probing results in a more accurate 
measurement.  
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Figure 23: Using true Kelvin probing forces the DUT current to return through the force-side ground. The full DUT 
current can then be measured with the current probe.  
 
Figure 24: Normalized current from a 100 ns TLP discharge into a resistor. Using high-side-only Kelvin probing, the 
measured current is less than if true Kelvin probing is  used. True Kelvin probing forces the DUT current to flow 
through the current probe.  
Building from Figure 23, there is one last issue to address: Should the Kelvin probe 
shields be connected to the force-side ground? The answer is no. By including this connection, a 
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ground loop is formed as shown in Figure 25. Current can travel from the earth ground, through 
the high-voltage supply for example, down the shields of the pulse delivery equipment across the 
force-sense connection and through the scope ground back to earth ground. Ground-loop currents 
can cause voltage drops along the system ground, resulting in measurement noise. 
 
Figure 25: A ground loop is formed by connecting the force and sense side grounds with a jumper. This connection 
allows current to flow, which in turn can cause voltage drops along the ground path. These drops result in noise 
within the measurement.  
2.5 TLP Review 
In the previous sections, details have been given about the common TLP setups and 
measurement techniques. In this section, quasi-static measurements refer to measurement made 
for the sole purpose of constructing quasi-static IV curves. Transient measurements refer to 
measurements made to capture time-domain information about how a device responds to a single 
pulse. For TLP quasi-static measurements, TDR-o is commonly used to measure current with a 
current probe placed at the end of the force-probe cable. The CT-1 current probe is generally the 
best choice for this application. However, these current probes are not designed to be inserted into 
a coaxial system, so specialized hardware must be added to allow these to be fitted to the end of a 
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coaxial cable. Voltage in this case may be measured using high-side-only Kelvin probing. For 
TLP transient measurements, it is useful to place the current probe on the ground probing needle. 
Due to the current probe’s location, true Kelvin voltage probing is required. The TLP system 
should use an RF relay for triggering the discharge since they are readily acquirable and provide 
sufficient rise-time. The rising edge should be appropriately filtered to the desired rise-time. The 
raw rising-edge of the discharge should not be used as it contains high-frequency elements that 
will not be captured during the TLP measurement.  
VFTLP current measurements are typically made with TDR-s using a voltage probe and 
delay cable. This preferable in both quasi-static and transient measurements since there is no way 
to place a current probe near enough to the DUT for TDR-o to be effective. While a current probe 
may be used in a TDR-s fashion, voltage measurements have a higher bandwidth and are more 
readily incorporated into the 50 Ω system. High-side-only Kelvin probing can be used effectively 
in both quasi-static and transient measurements as long as the bandwidth of the resulting probe is 
found to be adequate for the frequencies of interest. The VFTLP system should use the Aleph 
mercury-wetted relay (unless a suitable replacement can be found) since this relay can provide 
clean, fast rising edges. Care must be taken to keep the pre-charge voltage below the switch’s 
maximum voltage hold-off rating. VFTLP pulses should be low-pass filtered where applicable. 
This will ensure that there are no transients seen by the DUT that are not observed by the scope. It 
will also provide cleaner pulses for the desired rise-time. However, to achieve rise-times faster 
than the available filters’ ratings, the filter may be omitted.  
For both TLP and VFTLP measurements, a 6 dB attenuator is normally placed in the 
discharge path to control reflections. All measurements must be made after the filter and 
attenuator and any other pulse-shaping elements. As with any measurement, but especially with 
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ESD measurements, great care must be taken to ensure the oscilloscope is properly protected from 
the large voltage amplitudes. This is easily done by adding high-bandwidth attenuators to the 
scope inputs. Too much attenuation will limit the sensitivity of the scope channel, but too little 
attenuation can damage the scope. Thus it is better to use too much attenuation and adjust after a 
test pulse. 
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CHAPTER 3: 
EXPONENTIAL-EDGE TRANSMISSION-LINE PULSING 
3.1 Development 
TLP has many uses as an ESD characterization tool, but it lacks the ability to provide 
accurate holding-point information for snapback devices. As described in Chapter 1, the TLP 
load-lines limit the resolution of the IV curve, thus limiting the ability to accurately display the 
holding-point. This chapter will discuss the development of Exponential-Edge Transmission-Line 
Pulsing (EETLP). 
3.1.1 Illinois Decaying-Impulse Measurement System 
One attempt at measuring the holding-point is to use an HBM-like system. The idea is that 
the decaying voltage across the discharging capacitor will slowly lower the DUT current through 
the snap-up point, where the device recovers from snapback, thus indicating the holding-point. To 
introduce some flexibility in the pulse waveform, the series impedance of this system is variable. 
This system, dubbed the Illinois Decaying Impulse Measurement System (iDIMS), is shown in 
Figure 26.  
 
Figure 26: iDIMS schematic. The charge element in this system is the 150 pF capacitor as indicated in the HBM 
specification. The discharge flows through a variable resistor allowing adjustment to the HBM-like waveform.  
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Figure 27: Example of iDIMS current discharge. The discharge resistance was set to 500 Ω. The pre-charge voltage 
was set to 200 V. 
The drawback of the iDIMS system is that there is no quasi-steady region. Without the 
quasi-steady region, the amplitude of the discharge and the time-constant dictate how much 
charge will be delivered to the device. By introducing a quasi-steady region, the charge stored on 
the device may be varied which may affect the measured holding-point. A more desirable 
discharge waveform would hold the stress applied to the DUT constant until the initial turn-on 
transients have settled, followed by a slow decaying edge to observe snap-up.  
3.2 Exponential-Edge TLP 
Exponential-Edge TLP (EETLP) builds upon the iDIMS system, introducing a quasi-
steady region to ensure the device is in a steady operation state (for the given stress), before 
turning the device off slowly to allow for capturing the holding point. 
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3.2.1 Tester Design 
The EETLP system is illustrated in Figure 28. The system is essentially a modified TLP 
system that produces pulses with an exponentially decaying falling edge, as illustrated in Figure 
29. A charge-cable is charged by a high-voltage power supply and then discharged through the 
DUT via an RF relay. The far end of the charge cable is terminated by a series RC circuit which, 
as will be explained, generates the decaying falling edge.  
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Figure 28: Illustration of the EETLP system. A high-voltage DC power supply (“HV”) charges a coaxial cable 
terminated with a series RC network. A relay discharges the system into the DUT. The rise-time is determined by an 
inline filter. Fine control of the pulse amplitude at the DUT is provided by an attenuator (“Attn.”). A coaxial probe 
with series 50 Ω impedance delivers the pulse to a DUT, maintaining a matched system when the DUT is in a low-
impedance state. A current probe on the grounding needle is used to measure the DUT current. Kelvin probing is 
used to measure the DUT voltage.  
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Figure 29: Current through an on-wafer short. Note that there is a series 50 Ω impedance in the probe which limits 
the peak current.  
The RC termination can be varied, but this must be done by varying C, and NOT by 
varying R. Before the discharged is triggered, the cable and the capacitor were charged to the pre-
charge voltage Vpre. As discussed in section 2.1, upon discharge, Vpre is divided between the 
characteristic impedance of the transmission line and the characteristic impedance of the rest of 
the system (typically matched). This causes the TLP portion of the waveform to have an 
amplitude of Vpre/2. Following the TLP portion, the capacitor voltage is divided between the 
termination resistor, R, and the characteristic impedance of the system, Z0, resulting in 
V = VpreZ0/(Z0+R). For a smooth transition between the TLP portion and the decaying portion, 
this division must equal the TLP portion’s amplitude, Vpre/2. For this to happen, R must match the 
characteristic impedance of the system. Figure 30 shows the effect of an unmatched termination 
resistance. The time constant of the decay is equal to the product (R+Z0)∙C, where Z0 = 50 Ω is the 
characteristic impedance of the charge cable.  
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a. 
 
 b. c. 
Figure 30: Effect of unmatched termination resistance on EETLP waveforms. The waveform in (a) comes from a 
matched system with R = Z0. The waveform in (b) comes from a system with R < Z0. The waveform in (c) comes 
from a system with R > Z0. 
A single-needle coaxial probe with a series resistance of 50 Ω is used to deliver the 
EETLP pulse to the DUT. The 50 Ω series resistance reduces the impedance mismatch between 
the 50 Ω coaxial cables and the DUT in its low-impedance on-state. This method was chosen over 
the use of a resistive matching network to reduce the system complexity. The ground return path 
is formed via a short, braided jumper wire from the probe shield to a DC-type ground needle. A 
current probe surrounds the ground needle as described in Section 2.4.4. Placing the probe very 
near the DUT in this way enables accurate measurement of the current through the device; farther 
away from the DUT, there is a time offset between the incident and reflected pulses. 
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The TLP portion of the current pulse and its falling edge are each on the order of 100 ns, 
suggesting that most of the signal energy will be in the tens of kilohertz to hundreds of megahertz 
range; therefore, a Tektronix CT-2 current probe with bandwidth from 1.2 kHz to 200 MHz was 
selected. To eliminate energy outside of this measurement bandwidth, a 10 ns rise-time filter is 
included in the system. 
The probes at the DUT are arranged in a true Kelvin configuration. High-impedance 
probes (2.45 kΩ) are used to sense the voltage across the DUT. A probe connected to the high 
side of the device measures the voltage with respect to earth ground. The series 2.45 kΩ built into 
this probe combined with the 50Ω load of the scope will cause a 50:1 attenuation. A second high-
impedance probe on the grounded side of the DUT measures the low-side potential with respect to 
earth ground. By subtracting these two values and multiplying the difference by 50, the voltage 
across the DUT is obtained. If there is any time offset between the high-side and low-side 
measurements, the accuracy of this measurement is compromised. This is discussed in Section 
3.2.2.  
At pre-charge voltages greater than 50 V, the mechanical relay non-idealities cause a 
secondary pulse, seen at approximately 325 ns in Figure 31. For such large pre-charge voltages, 
discharge occurs when an arc forms within the relay [10]. After most of the charge is dissipated, 
the spark is no longer sustained. The residual charge is transferred upon mechanical connection of 
the relay [10], creating a secondary pulse of much smaller amplitude. The time from spark to 
physical connection of the relay determines the delay between the primary and secondary pulses. 
The secondary pulse must be delayed sufficiently to not interfere with the exponential pulse tail. 
Increasing the pre-charge voltage to an even higher value (e.g., 500 V) will generate a larger 
electric field within the relay, causing the spark to occur earlier and increasing the time delay 
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between the primary and secondary pulses. In Figure 29, the secondary pulse is pushed out 
beyond the measurement window. To consistently ensure adequate separation between the 
primary and secondary pulses, very large pre-charge voltages are used, and the attenuation is 
varied to achieve the desired VDUT  (see Figure 28).  
 
Figure 31: Current through an on-wafer short. An undesired secondary pulse is observed, the result of relay 
switching. This measurement was performed using a 200 ps rise-time filter rather than the 10 ns rise-time filter 
incorporated in later versions of the EETLP system. 
3.2.2 Time-Domain Calibration 
As was noted previously, time-domain calibration is needed to extract the correct value for 
VDUT(t) from the independently measured voltages at the device anode and cathode. Time-domain 
calibration is also essential for the extraction of clean IV curves from transient measurements. It is 
necessary that the current waveform and the voltage waveforms obtained on both the high and 
low sides all be aligned in the time-domain. Time-domain calibration is performed to compensate 
for differences between the cables that carry the signals from the probes to the oscilloscope. 
Differences in cable length, material and construction will cause the propagation time for each 
signal to differ. Even if specially constructed matched cables are used, it is still almost impossible 
to achieve a system with matched electric lengths as the probing heads have built-in cables that 
are not designed to match each other.  
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To remove the time offset between the various signals measured at the oscilloscope, the 
system is readied for calibration as depicted in Figure 32. The two Kelvin probes are placed on 
the high-side of an on-wafer resistor. A sine-wave generator is connected to the force probe. 
Built-in oscilloscope functions are used to calculate the time-offset between the signal-peaks 
measured with the two Kelvin probes. The results of several measurements are averaged to obtain 
an accurate value of the offset. Similarly, the time offset between the signal-peaks measured by 
the current probe and those measured by the voltage probes is calculated. These offset values may 
be programmed into the oscilloscope channels so that subsequent measurement data are recorded 
with the proper time offsets.  
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Figure 32: Time-domain calibration setup. A signal generator set to 100 MHz is used as the calibration signal. The 
low-side voltage probe has been moved to the high-side of the DUT to ensure that a strong signal appears at the 
scope. 
A 100 MHz sine wave is used in this time-domain calibration procedure. The signal 
frequency is not arbitrary. Since the cable lengths are roughly matched, the delay will be on the 
order of nanoseconds. The oscilloscope acquires a fixed number of samples per sweep and its 
time base must be set so that a full cycle of the waveform is captured. If the signal frequency were 
too low, the sampling resolution would be too coarse to resolve a delay difference on the order of 
nanoseconds. The signal frequency should not be set too high either; the signal period must be 
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larger than the time offset one is trying to measure. Consider two periodic signals with a time 
offset of Δt+N·T, where N is a non-zero integer and T is the period. This offset will be 
indistinguishable from a time offset of just Δt, and the calibration routine described above will 
extract a value of Δt. Figure 33 illustrates this concept. This problem is avoided by making the 
signal period significantly longer than the expected time offset. Furthermore, if the signal 
frequency is too high, the parasitic elements of the test setup would introduce phase delay, and the 
cable propagation delay would not be distinguishable from the phase delay. 
2T+Δt
T
T+Δt
Calibration source
Δt Δt
(a) (b)
 
Figure 33: Illustration of time-domain calibration. In (a) the cable lengths differ by less than one wavelength, T, so 
the reported delay between peaks is correctly identified as  Δt. In (b), however, since the scope measures the delay 
between two successive peaks, the delay is measured as Δt, despite actually being T+Δt. 
3.2.3 Device Testing 
The EETLP system was used to characterize the transient response of several SCR 
devices. Figure 34 shows the cross-section of a typical SCR. One of the important layout 
dimensions is marked in this figure, namely, the well-tap spacing. As may not be widely 
recognized, the well-tap spacings affect the device transient response; data to this effect will be 
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presented in this section. The test structures used in this work have equal values for the n-well and 
p-well tap spacings. Note that in a DTSCR device, only the p-well-tap spacing plays an important 
role.  
 
Figure 34: SCR cross-section indicating the well-tap spacing. 
 
Figure 35 shows the response of two 90 nm DTSCRs to an EETLP discharge. One device 
has 0.22 μm well-tap spacing and the other has 3 μm well-tap spacing. All DTSCRs used in this 
work have 3 diodes in the trigger string. Snapback and snap-up are clearly visible. The snap-up 
voltage is almost 1 V higher for the device with the smaller well-tap spacing, producing greater 
overvoltage stress. Furthermore, the DUT voltage remains above the holding voltage for a longer 
time in the device with the small well-tap spacing than in the device with the large well-tap 
spacing, 60 ns vs. 20 ns. The snap-up voltage is a function of both the charge stored in the DUT 
and the residual charge stored on the EETLP capacitor. The holding voltage is also seen to be a 
function of the well-tap spacing, as has been observed before [18]. Figure 36 shows the transient 
response of two 130 nm LVTSCRs with a fixed anode-to-cathode spacing and varied well-tap 
spacing. Similar to the DTSCR results, snap-up is more pronounced in the device with small well-
tap spacing. 
45 
 
 
Figure 35: Current and voltage transient response of two 90 nm DTSCRs. One DTSCR has 0.22 μm well-tap 
spacing; the other has 3 μm well-tap spacing. Both have the same anode to cathode spacing. The holding-voltage is 
0.6 V lower in the device with larger well-tap spacing. Likewise, the snap-up voltage in this device is decreased by 
1.1 V and the duration of the snap-up voltage stress is also shorter.  
 
Figure 36: Transient response of two 130 nm LVTSCRs. One LVTSCR has 0.22 μm well-tap spacing; the other has 
3 μm well-tap spacing. The peak snap-up voltage is reduced by 1.1 V with increased well-tap spacing. 
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As the well-tap spacing increases, the volume in which excess charge is stored increases. 
A larger amount of excess charge will take longer to dissipate, thereby maintaining the device in 
its low impedance state and delaying snap-up [18]. The amount of stored charge is also a function 
of the current level, i.e., the current during the 100 ns flat part of the pulse. In Figure 37, a 90 nm 
DTSCR is pulsed at 0.45 A and 1.15 A. When the pulse falling edge arrives, the accumulated 
charge begins to dissipate. For the case with the higher applied stress, more charge was 
accumulated and therefore it takes longer for the charge to dissipate. When enough charge has 
dissipated, the DUT turns off. A smaller snap-up is observed for the device biased at the higher 
current because the EETLP system capacitance has had time to more thoroughly discharge before 
the device entered the high impedance state.  
 
Figure 37: Two current pulses of different amplitude were applied to a 90 nm DTSCR with 3 μm well-tap spacing. 
Self-heating can be discerned from the voltage plot for the high stress case; V(t) is increasing during the constant 
current part of the pulse.  
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 Figure 38 demonstrates the effect of varying the RC decay time constant; the DUT has a 
3 μm well-tap spacing. With a lower RC time constant, there is less charge in the system. Thus 
upon snap-up, a smaller time-constant results in a smaller snap-up voltage. The total charge in the 
system is shared between the DUT and the capacitor within the RC network. When the device 
size is changed, the charge shared by the DUT will change. If the well-tap spacing is decreased to 
0.22 μm, as seen in Figure 39, the amount of stored charge is much less and the device snap-up 
voltage does not depend on the falling edge time constant.  
 
Figure 38: Three pulses with the same amplitude but different time constants (τ) were applied to a 90 nm DTSCR 
with 3 μm well-tap spacing. The snap-up is reduced with reduction of the time constant. 
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Figure 39: Two pulses with the same amplitude but different time constants (τ) were applied to a 90 nm DTSCR 
with 0.22 μm well-tap spacing. The snap-up is not reduced in the case with the smaller time constant since there is 
not as much charge stored to keep the device turned on. 
Finally, as shown in Figure 40, a transient IV plot may be generated using the V(t) and I(t) 
data [11]. This IV plot shows that the LVTSCR trigger circuit begins to conduct around 5 V. Near 
5.6 V, the PNPN turns on, causing the voltage to snap back. During the turn-off portion, the 
voltage is held near Vhold while the current decays. Finally, once enough charge has dissipated, the 
device enters its high impedance state and the voltage snaps up; the holding current may be read 
from this plot. Figure 41 shows the IV plot that would result if time-domain calibration had not 
been performed, confirming that time-domain calibration is critical for obtaining an accurate IV 
plot. Without proper time-domain calibration, the error is large and the dataplot seems to suggest 
that there is current draw without any voltage drop across the device.  
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Figure 40: Transient IV characteristic of a 130 nm LVTSCR with 0.22 μm well-tap spacing. 
 
Figure 41: Non-calibrated IV characteristic obtained using the same raw data as for the plot in Fig. 11. Without 
calibration, the current and voltage waveforms are not properly aligned before the IV relation is developed. This IV 
suggests current draw when the device is in its high-impedance state as well as when there is no voltage across the 
device. 
Traditional TLP systems provide the quasi-static IV characteristic, obtained by applying 
pulses of varying amplitude to the DUT; the DUT current and voltage are averaged over the flat 
portion of the pulse. With the EETLP system, the time-resolved data are recorded and used to 
produce a transient IV plot. A transient IV obtained from EETLP is compared with that obtained 
from 50 Ω TLP in Figure 42.  Observe that the value of IHOLD can be obtained with EETLP, 
whereas 50 Ω TLP does not provide data in that regime. TLP curves will always appear smoother 
than EETLP curves; this is because each TLP datapoint provides the average voltage and current 
measured during a long time window, typically of 20 ns in duration. EETLP data can also be 
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smoothed using a moving average over a smaller window. This was done throughout this section; 
data points were averaged over a 10 ns window.  
 
Figure 42:  EETLP and TLP IV characteristics of a 130 nm LVTSCR with 0.22 μm well-tap spacing. Notice that the 
50 Ω TLP system cannot capture datapoints near IHOLD.   
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CHAPTER 4: 
CONCLUSION 
Transmission- line pulsing (TLP) is a valuable tool for ESD analysis. This work has 
presented varieties of TLP and VFTLP test setups and techniques for acquiring voltage and 
current measurements. Using TLP as a foundation, the exponential-edge transmission-line pulsing 
(EETLP) system was developed. 
EETLP captures both the quasi-steady-state and transient characteristics of snapback 
devices. This provides clearer insight into device behavior than any single ESD test system 
currently available. EETLP provides another tool for validating the accuracy of ESD device 
compact models; benchmarking simulations against TLP and VF-TLP is insufficient to confirm 
the correct modeling of the charge storage elements.  
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